


SSC8140GT8

N-Channel Enhanced MOSFET

➤ Features


VDS	VGS	RDS(on) Typ.	ID
40V	$\pm 20V$	4.7mR@10V	96A
		6mR@4.5V	

➤ Pin Configuration




➤ Description

This device is N-Channel enhancement MOSFET. Uses advanced trench technology and design to provide excellent RDS(on) with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. 100%UIS+DVDS+Rg Test.



➤ Applications

- DC/DC converters
- Power supplies
- Motor Drive Control
- Synchronous rectification



Marking

(XX: Product Year/YY: Product Week)

➤ Ordering Information

Device	Package	Shipping
SSC8140GT8	TO-252	2500/Reel

➤ **Absolute Maximum Ratings($T_A=25^\circ\text{C}$ unless otherwise noted)**

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain-to-Source Voltage	40	V
V_{GSS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current ^d	$T_c=25^\circ\text{C}$	96
		$T_c=100^\circ\text{C}$	50
I_{DSM}	Continuous Drain Current ^a	$T_A=25^\circ\text{C}$	31
		$T_A=70^\circ\text{C}$	23
I_{DM}	Pulsed Drain Current ^b	386	A
P_D	Power Dissipation ^c	$T_c=25^\circ\text{C}$	78
		$T_c=100^\circ\text{C}$	31
P_{DSM}	Power Dissipation ^a	$T_A=25^\circ\text{C}$	8.3
		$T_A=70^\circ\text{C}$	5.3
I_{AS}	Avalanche Current ^b L=0.5mH Single Pulse	35	A
E_{AS}	Avalanche Energy ^b L=0.5mH Single Pulse	306	mJ
T_J	Operation junction temperature	-55~150	$^\circ\text{C}$
T_{STG}	Storage temperature range	-55~150	

➤ **Thermal Resistance Ratings($T_A=25^\circ\text{C}$ unless otherwise noted)**

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a	15	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Junction-to-Case Thermal Resistance	1.6	







Note:

- a. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user specific board design. The power dissipation is based on the $t \leq 10\text{s}$ thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.


➤ Electronics Characteristics($T_A=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$VGS=0V, ID=250\mu A$	40			V
$V_{GS(th)}$	Gate Threshold Voltage	$VDS=VGS, ID=250\mu A$	1	1.5	2	V
$R_{DS(on)}$	Drain-Source On-Resistance	$VGS=10V, ID=30A$		4.7	6	mR
		$VGS=4.5V, ID=20A$		6	8	
I_{DSS}	Zero Gate Voltage Drain Current	$VDS=32V, VGS=0V$			1	uA
I_{GSS}	Gate-Source leak current	$VGS=\pm 20V, VDS=0V$			± 100	nA
G_{FS}	Transconductance	$VDS=5V, ID=20A$		30		S
V_{SD}	Forward Voltage	$VGS=0V, IS=15A$		0.8	1.3	V
R_g	Gate Resistance	$VGS=0V, f=1MHz$		1.5	3	R
C_{iss}	Input Capacitance	$VDS=20V, VGS=0V, f=1MHz$		3100		pF
C_{oss}	Output Capacitance			360		
C_{rss}	Reverse Capacitance			280		
$T_{D(ON)}$	Turn-on delay time	$VGS=10V, RL=1R$ $VDS=20V, RG=3R$		12		ns
T_r	Rise time			9		
$T_{D(OFF)}$	Turn-off delay time			24		
T_f	Fall time			11		
Q_G	Total Gate Charge	$VGS=10V, VDS=20V$ $ID=20A$		45		nC
Q_{GS}	Gate Source Charge			13		
Q_{GD}	Gate Drain Charge			7		
T_{rr}	Diode Recovery Time	$IF=20A, di/dt=500A/\mu s$		15		ns
Q_{rr}	Diode Recovery Charge	$IF=20A, di/dt=100A/\mu s$		41		nC

➤ **Typical Characteristics($T_A=25^\circ\text{C}$ unless otherwise noted)**





➤ Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.635	0.770	0.025	0.030
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 REF.		0.190 REF.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.712	10.312	0.382	0.406
L1	2.900 REF.		0.114 REF.	
L2	1.400	1.700	0.055	0.067
L3	1.600 REF.		0.063 REF.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.250 REF.		0.207 REF.	

➤ Tape and Reel





DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.