

SSC8L82GN6

N-Channel Enhancement Mode MOSFET

> Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	l _D
80V	±20V	3.7mΩ@10V	120A

> Description

This device is N-Channel enhancement MOSFET.

Uses SGT technology and design to provide excellent

RDSON with low gate charge. This device is suitable
for use in DC-DC conversion, power switch and
charging circuit.

100% UIS + ΔVDS + Rg Tested!

Applications

- Load Switch
- PWM Application
- Power Management
- DC-DC Conversion


Ordering Information

Device	Package	Shipping	
SSC8L82GN6	PDFN5X6-8L	5000/Reel	


Pin configuration



PDFN5X6-8L



Pin Configuration (Top View)



Marking

(XXYY: Internal Traceability Code)



Absolute Maximum Ratings (T_A=25[°]C unless otherwise noted)

Symbol	Parameter	Ratings	Unit		
V_{DSS}	Drain-to-Source Voltage		80	V	
V _{GSS}	Gate-to-Source Volta	Gate-to-Source Voltage		V	
	Outline Davis Outline	T _C =25℃	120	^	
l _D	Continuous Drain Current d	T _C =100℃	65	A	
	Continuous Drain Current ^a	T _A =25℃	17	^	
IDSM		T _A =70°C	13	A	
I _{DM}	Pulsed Drain Current	Pulsed Drain Current ^b			
Б	B	Tc=25°C	89.3	107	
P _D	Power Dissipation ^c	$T_{\text{C}}=100^{\circ}\text{C}$ $T_{\text{A}}=25^{\circ}\text{C}$ $T_{\text{A}}=70^{\circ}\text{C}$ $T_{\text{C}}=100^{\circ}\text{C}$ $T_{\text{C}}=100^{\circ}\text{C}$ $T_{\text{A}}=25^{\circ}\text{C}$ $T_{\text{A}}=70^{\circ}\text{C}$ mH Single Pulse mH Single Pulse	35.7	W	
D	Davis Diaging tion 2	T _A =25°C	2.1	107	
P _{DSM}	Power Dissipation ^a	T _A =70°C	1.3	W	
I _{AS}	Avalanche Current ^b L=0.5mH Single Pulse		40	Α	
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		400	mJ	
TJ	Operation junction temperature		-55~150	°C	
T _{STG}	Storage temperature range		-55~150	$^{\circ}$	

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance a	60	°C/W
R _{θJC}	Junction-to-Case Thermal Resistance	1.4	C/VV

Note:

- a. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with T_A=25 °C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.

SSC-V1.1 www.sscsemi.com Analog Future







\succ Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250µA	80			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250$ uA	2	3	4	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 20A		3.7	4.5	mΩ
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 80V, V _{GS} = 0V			1	μA
Gate-Source Leak Current	Igss	V _{GS} = ±20V, V _{DS} = 0V			±100	nA
Transconductance	GFS	V _{DS} = 5V, I _D = 10A		30		s
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = 10A		0.7	1.4	٧
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		2.6		Ω
Input Capacitance	Ciss	V 40V.V 0V		3240		
Output Capacitance	Coss	$V_{DS} = 40V, V_{GS} = 0V,$		1060		pF
Reverse Transfer Capacitance	C _{RSS}	f = 1MHz		30		
Total Gate Charge	Q _G	101/11/		48		
Gate to Source Charge	Q _{GS}	$V_{GS} = 10V, V_{DS} = 40V,$		16		nC
Gate to Drain Charge	Q _{GD}	I _D = 20A		12		
Turn-on Delay Time	T _{D(ON)}			18		
Rise Time	Tr	V _{GS} = 10V, V _{DS} = 40V,		27		
Turn-off Delay Time	T _{D(OFF)}	$R_L = 2\Omega$, $R_G = 3\Omega$		30		ns
Fall Time	T _f			9		
Diode Recovery Time	Trr	I _F =20A, di/dt=100A/us		50		ns
Diode Recovery Charge	Q _{rr}	I _F =20A, di/dt=100A/us		80		nC




➤ Typical Performance Characteristics (T_A=25°C unless otherwise noted)







Output Characteristics




Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



On-Resistance vs. Gate-to-Source Voltage




On-Resistance vs. Junction Temperature

Gate-Source Voltage vs. Gate charge

4 / 7






Safe Operating Area vs. Junction-to-Ambient



> Package Information



Cumbal	MILL IMETER			
Symbol	Min	Nom	Max	
Α	0.90	1.05	1.20	
b	0.25	0.30	0.51	
С	0.15	0.25	0.35	
D	4.80	5.10	5.40	
D1	4.80	5.00	5.20	
D2	3.70	4.00	4.30	
E	5.80	6.15	6.50	
E1	5.50	5.75	5.95	
E2	3.30	3.45	3.67	
е	1.27BSC			
Н	0.40	0.60	0.93	
L	0.45	0.65	0.85	
L1	0.00	0.10	0.25	
S	0°		12°	



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.