

# SSC8126GN1

### N-Channel Enhancement Mode MOSFET with ESD protection

#### Features

V <sub>DS</sub>	V <sub>GS</sub>	R <sub>DS(ON)</sub>	Ι <sub>D</sub>	ESD
		210mΩ@4V5		
20V	±8V	260mΩ@2V5	1A	2K
		330mΩ@1V8		

## Description

This device is a N-Channel enhancement mode MOSFET which is produced with high cell density and DMOS trench technology. This device particularly suits low voltage applications, especially for battery powered circuits, the tiny and thin outline saves PCB consumption.


# Applications

- Load Switch
- Portable Devices


### Ordering Information

Device	Package	Shipping	
SSC8126GN1	DFN1006-3L	10000/Reel	

## Pin configuration



DFN1006-3L (Bottom View)



Pin Configuration (Top View)



**Marking** 



# ➤ Absolute Maximum Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	V
Gate-to-Source Voltage	V <sub>GSS</sub>	±8	V
Continuous Drain Current <sup>a</sup>	ID	1	Α
Pulsed Drain Current <sup>b</sup>	I <sub>DM</sub>	3	Α
Power Dissipation <sup>c</sup>	P <sub>D</sub>	0.32	W
Power Dissipation <sup>a</sup>	P <sub>DSM</sub>	0.18	W
Operation junction temperature, Storage temperature range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	$^{\circ}$ C

### ➤ Thermal Resistance Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
RθJA	Junction-to-Ambient Thermal Resistance <sup>a</sup>	690	°C /\\/
$R_{ heta JC}$	Junction-to-Case Thermal Resistance	379	°C/W

#### Note:

- a. The value of R<sub>⊕JA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz.copper,in a still air environment with T<sub>A</sub>=25 °C. The value in any given application depends on the user is specific board design. The current rating is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.


#### ➤ Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250$ uA	0.5	0.68	1	V	
		$V_{GS} = 4.5V, I_D = 0.5A$		210	350		
Drain-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = 2.5V, I_D = 0.35A$		260	420	mΩ	
		$V_{GS} = 1.8V, I_D = 0.35A$		330	500		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V			1	μA	
Gate-Source Leak Current	Igss	$V_{GS} = \pm 8V, V_{DS} = 0V$			±10	μA	
Transconductance	$G_{FS}$	$V_{DS} = 5V, I_{D} = 0.5A$		2		s	
Forward Voltage	V <sub>SD</sub>	$V_{GS} = 0V, I_S = 0.5A$		0.7	1.3	V	
Input Capacitance	Cıss	\/ 10\/ \/ = 0\/		66			
Output Capacitance	Coss	$V_{DS} = 10V$ , $V_{GS} = 0V$ , $f = 1MHz$		18		рF	
Reverse Transfer Capacitance	Crss	I - IIVINZ		9			
Turn-on Delay Time	T <sub>D(ON)</sub>			20			
Rise Time	Tr	$V_{GS} = 4.5V, V_{DS} = 10V,$		13			
Turn-off Delay Time	T <sub>D(OFF)</sub>	$R_G = 6\Omega, I_D = 0.6A$		40		ns	
Fall Time	Tf	,		12			


SSC-V1.0 www.sscsemi.com Analog Future




# > Typical Performance Characteristics (T<sub>A</sub>=25℃ unless otherwise noted)










On-Resistance vs. Drain Current and Gate Voltage







On-Resistance vs. Junction Temperature



# Package Information




TOP VIEW



SIDE VIEW


# POD




BOTTOM VIEW

	COMMON DIME	(MM) NDIZN					
PKG	DFN1006	DFN1006					
REF.	MIN.	MIN. NOM. MAX					
Α	>0.4	_	0,50				
A1	0,00	0,00 - 0.0					
A3	0.	0.125REF.					
D	0,95	0.95 1.00 1.0					
E	0.55	0.60	0.65				
b	0.20	0.25	0.30				
b1	0,20	0.30	0.40				
L	0.45	0.50	0.55				
L1	0.10	0.10 0.15 0.20					
6		0.675					
е1	0.35						

# **Tape Data**





SYMBOL	AO	ВО	КО	P0	P1	P2
SPEC	0.69±0.05	1. 15±0. 05	0.60±0.05	4.00±0.10	2.00±0.05	2.00±0.05
SYMBOL	T	E	F	DO	D1	W
SPEC	0.18±0.03	1.75±0.10	3.50±0.05	1.55±0.05	0.50±0.05	8.00 +0.5





### NOTE:

- 1. 材料: 黑色防静电材料;
- 2.10个链孔的累积公差不能超过±0.2
- 3. 尺寸符合EIA-481-E的要求。



### **Reel Data**





材质说明:该产品用料为 □ □ □

TYPE	Α	N	С	D	w3
8MM	+1 Ø178 -1	+1 Ø60-1	+0,3 Ø13,3-0,3	7,5±0,5	9±0.3



#### **DISCLAIMER**

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.

www.sscsemi.com

Analog Future